

FEATURES

Next Generation of Popular AD820/2/4 Family
Wide Bandwidth: 7.5 MHz Typical
High Slew Rate: 20 V/ μ s Typical
Low Input Bias Current: 5 pA Maximum at 25°C
Low Offset Voltage: 1 mV Maximum at 25°C
Low Offset Voltage Drift: 2 μ V/°C Typical, 10 μ V/°C Maximum
Single and Dual Supply Operation
 Input voltage range includes V-
 Rail-to-Rail Output
 Input EMI Filters
 Industry Standard Package and Pinouts

APPLICATIONS

High Output Impedance Sensor Interface
 Photodiode Sensor Interface
 Transimpedance Amplifier
 ADC Driver
 Precision filters and signal conditioning

GENERAL DESCRIPTION

The ADA4622-2 is the next generation of the popular AD822 Single Supply, RRO, Precision JFET input op amp. The ADA4622-2 includes many improvements that make it desirable as an upgrade without compromising the flexibility and ease of use that made the AD822 so useful for a wide variety of uses and applications.

The input voltage range includes the minus supply and the output swings rail-to-rail. Input EMI filters have been added to increase the signal robustness in the face of closely located switching noise sources.

The speed in terms of bandwidth and slew rate have been increased along with a stronger output drive to improve settling time performance and enable it to drive the inputs of modern single-ended SAR Analog-to-Digital Converters.

PIN CONFIGURATIONS




Figure 1. 8-lead, SOIC_N (R Suffix) and 8-lead, MSOP (RM Suffix) Pin Configuration

Voltage noise has been reduced, both broadband by 25% and 1/f by half, while holding the supply current constant. DC Precision has been improved with half the offset and a maximum thermal drift specification has been added. The Common Mode Rejection Ratio has been improved to make it more suitable when used in non-inverting gain and difference amplifier configurations.

The ADA4622-2 is specified for operation over the extended industrial temperature range of -40 °C to +125 °C and operates from 4.5V to 30V with specifications at 5 V, ± 5 V, and ± 15 V. The ADA4622-2 will be in SOIC-8 and MSOP-8.

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| | | | |
|---|---|--|---|
| Features | 1 | Electrical Characteristics $V_{sy} = 5\text{ V}$ | 7 |
| Applications | 1 | Absolute Maximum Ratings | 9 |
| Pin Configurations | 1 | Thermal Resistance | 9 |
| General Description | 1 | ESD Caution | 9 |
| Electrical Characteristics $V_{sy} = \pm 15\text{ V}$ | 3 | | |
| Electrical Characteristics $V_{sy} = \pm 5\text{ V}$ | 5 | | |

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS $V_{SY} = \pm 15\text{ V}$

$V_{SY} = \pm 15\text{ V}$, $V_{CM} = V_{OUT} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
|-------------------------------|--------------------------|--|----------------|------|-----------|------------------------------|
| INPUT CHARACTERISTICS | | | | | | |
| Offset Voltage | V_{OS} | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 0.04 | ± 0.8 | mV |
| | | | | | TBD | mV |
| Offset Voltage Match | | | | | ± 1 | mV |
| Offset Voltage Drift | $\Delta V_{OS}/\Delta T$ | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 2 | 10 | $\mu\text{V}/^\circ\text{C}$ |
| Input Bias Current | I_B | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 2 | ± 10 | pA |
| | | | $V_{CM} = V^-$ | -TBD | | +TBD |
| Input Offset Current | I_{OS} | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | | ± 10 | pA |
| | | | $V_{CM} = V^-$ | -TBD | | +TBD |
| Input Voltage Range | IVR | | $V^- - 0.2$ | | $V^+ - 1$ | V |
| Common-Mode Rejection Ratio | CMRR | $V_{CM} = V^-$ to $V^+ - 3\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 84 | 100 | | dB |
| | | | TBD | | | dB |
| Large Signal Voltage Gain | A_{VO} | $R_L = 10\text{ k}\Omega$, $V_{OUT} = -14.5\text{ V}$ to $+14.5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 117 | 122 | | dB |
| | | | TBD | | | dB |
| Input Capacitance | C_{INDM} C_{INCM} | Differential mode Common mode | | 0.4 | | pF |
| | | | | | 3.6 | pF |
| Input Resistance | R_{DIFF} R_{CM} | Differential mode Common mode | | TBD | | M Ω |
| | | | | | TBD | M Ω |
| OUTPUT CHARACTERISTICS | | | | | | |
| Output Voltage High | V_{OH} | $I_{SOURCE} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 50 | 30 | | mV |
| | | | TBD | | | mV |
| Output Voltage Low | V_{OL} | $I_{SOURCE} = 15\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 700 | 500 | | mV |
| | | | TBD | | | mV |
| Output Current | I_{OUT} | $I_{SINK} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 45 | 65 | mV |
| | | | | | TBD | mV |
| Short-Circuit Current | I_{SC} | $I_{SINK} = 15\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 315 | 450 | mV |
| | | | | | TBD | mV |
| Closed-Loop Output Impedance | Z_{OUT} | $V_{DROPOUT} < 1\text{ V}$ $f = 1\text{ kHz}$, $A_V = +1$ $A_V = +10$ $A_V = +100$ | | TBD | | mA |
| | | | | | TBD | mA |
| POWER SUPPLY | | | | | | |
| Power Supply Rejection Ratio | PSRR | $V_S = \pm 4\text{ V}$ to $\pm 18\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 87 | 103 | | dB |
| | | | TBD | | | dB |
| Supply Current per Amplifier | I_{SY} | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 665 | 700 | μA |
| | | | | | TBD | μA |
| DYNAMIC PERFORMANCE | | | | | | |
| Slew Rate | SR | $V_{OUT} = \pm 12.5\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $A_V = +1$ | | 20 | | V/ μs |
| Gain Bandwidth Product | GBP | $A_V = +100$ | | | | MHz |
| Unity Gain Crossover | UGC | $A_V = +1$ | | 7.5 | | MHz |
| -3dB Bandwidth | -3dB | $A_V = +1$ | | | | MHz |

| | | | | |
|-----------------------------------|-----------|---|---------|------------------------------|
| Phase Margin | Φ_M | | TBD | Degrees |
| Settling Time to 0.1% | t_s | $V_{IN} = 10\text{ V step, } R_L = 2\text{ k}\Omega, C_L = 15\text{ pF, } A_v = -1$ | TBD | μs |
| Settling Time to 0.01% | t_s | $V_{IN} = 10\text{ V step, } R_L = 2\text{ k}\Omega, C_L = 15\text{ pF, } A_v = -1$ | TBD | μs |
| EMI Rejection f=1000MHz | EMIRR | | TBD | dB |
| f=2400MHz | | | TBD | dB |
| NOISE PERFORMANCE | | | | |
| Voltage Noise | e_N p-p | 0.1 Hz to 10 Hz | 1 | $\mu\text{V p-p}$ |
| Voltage Noise Density | e_N | f = 10 Hz | TBD | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | f = 100 Hz | TBD | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | f = 1 kHz | 12 | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | f = 10 kHz | 12 | $\text{nV}/\sqrt{\text{Hz}}$ |
| Current Noise | i_N p-p | f = 0.1 Hz to 10 Hz | TBD | fA p-p |
| Current Noise Density | i_N | f = 1 kHz | TBD | $\text{fA}/\sqrt{\text{Hz}}$ |
| Total Harmonic Distortion + Noise | THD+N | G= +1, f = 10Hz to 20kHz, $V_{IN} = \text{TBD}$ $V_{RMS} @ 1\text{ kHz}$ | | |
| BW = 80 kHz | | | TBD | % |
| BW = 500 kHz | | | TBD | % |
| MATCHING SPECIFICATIONS | | | | |
| Initial Offset Voltage | | | TBD TBD | V |
| Maximum Offset Voltage over Temp | | | TBD | V |
| Offset Voltage Temperature Drift | | | TBD | $\mu\text{V}/^\circ\text{C}$ |
| Input Bias Current | | | TBD TBD | pA |
| CROSSTALK (Dual Version Only) | C_S | f = 1 kHz | TBD | dB |
| | | f = 100 kHz | TBD | dB |

ELECTRICAL CHARACTERISTICS $V_{SY} = \pm 5\text{ V}$

$V_{SY} = \pm 5\text{ V}$, $V_{CM} = V_{OUT} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit | |
|-------------------------------|--------------------------|--|-----|-------------|-----------|------------------------------|---------------|
| INPUT CHARACTERISTICS | | | | | | | |
| Offset Voltage | V_{OS} | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 0.04 | ± 0.8 | mV | |
| | | | | | TBD | mV | |
| Offset Voltage Match | | | | | ± 1 | mV | |
| Offset Voltage Drift | $\Delta V_{OS}/\Delta T$ | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 2 | 10 | $\mu\text{V}/^\circ\text{C}$ | |
| Input Bias Current | I_B | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 2 | ± 10 | pA | |
| | | | | | ± 10 | pA | |
| Input Offset Current | I_{OS} | $V_{CM} = V^-$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | -5 | | pA | |
| | | | | | TBD | ± 10 | pA |
| Input Voltage Range | IVR | | | | $V^+ - 1$ | V | |
| | | | | $V^- - 0.2$ | | | |
| Common-Mode Rejection Ratio | CMRR | $V_{CM} = V^-$ to $V^+ - 3\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 75 | 91 | dB | |
| | | | | TBD | | dB | |
| Large Signal Voltage Gain | A_{VO} | $R_L = 10\text{ k}\Omega$, $V_{OUT} = -4.5\text{ V}$ to $+4.5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 113 | 118 | dB | |
| | | | | TBD | | dB | |
| Input Capacitance | C_{INDM} C_{INCM} | Differential mode Common mode | | | | pF | |
| | | | | | 0.4 | pF | |
| Input Resistance | R_{DIFF} R_{CM} | Differential mode Common mode | | | | M Ω | |
| | | | | | TBD | M Ω | |
| OUTPUT CHARACTERISTICS | | | | | | | |
| Output Voltage High | V_{OH} | $I_{SOURCE} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 50 | 30 | mV | |
| | | | | TBD | | mV | |
| Output Voltage Low | V_{OL} | $I_{SOURCE} = 15\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 700 | 490 | mV | |
| | | | | TBD | | mV | |
| Output Current | I_{OUT} | $I_{SINK} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | | 45 | 65 | mV |
| | | | | | | TBD | mV |
| Short-Circuit Current | I_{SC} | $I_{SINK} = 15\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | | 315 | 450 | mV |
| | | | | | | TBD | mV |
| Closed-Loop Output Impedance | Z_{OUT} | $V_{DROPOUT} < 1\text{ V}$ $f = 1\text{ kHz}$, $A_v = +1$ $A_v = +10$ $A_v = +100$ | | | TBD | mA | |
| | | | | | 55 | | mA |
| POWER SUPPLY | PSRR | $V_S = \pm 4\text{ V}$ to $\pm 18\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 87 | 103 | dB | |
| | | | | TBD | | dB | |
| Supply Current per Amplifier | I_{SY} | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | | 610 | 675 | μA |
| | | | | | TBD | μA | |
| DYNAMIC PERFORMANCE | | | | | | | |
| Slew Rate | SR | $V_O = \pm 3\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $A_v = +1$ | | 20 | | V/ μs | |
| Gain Bandwidth Product | GBP | $A_v = +100$ | | | | MHz | |
| Unity Gain Crossover | UGC | $A_v = +1$ | | 7.5 | | MHz | |
| -3dB Bandwidth | -3dB | $A_v = +1$ | | | | MHz | |
| Phase Margin | Φ_M | | | TBD | | Degrees | |

| | | | | |
|---|-----------|--|------------|------------------------------|
| Settling Time to 0.1% | t_s | $V_{IN} = 8\text{ V step, } R_L = 2\text{ k}\Omega, C_L = 15\text{ pF, } A_v = -1$ | TBD | μs |
| Settling Time to 0.01% | t_s | $V_{IN} = 8\text{ V step, } R_L = 2\text{ k}\Omega, C_L = 15\text{ pF, } A_v = -1$ | TBD | μs |
| EMI Rejection f=1000MHz f=2400MHz | EMIRR | | TBD TBD | dB dB |
| NOISE PERFORMANCE | | | | |
| Voltage Noise | e_N p-p | 0.1 Hz to 10 Hz | 1 | $\mu\text{V p-p}$ |
| Voltage Noise Density | e_N | f = 10 Hz | TBD | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | f = 100 Hz | TBD | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | f = 1 kHz | 12 | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | f = 10 kHz | 12 | $\text{nV}/\sqrt{\text{Hz}}$ |
| Current Noise Density | i_N | f = 1 kHz | TBD | $\text{pA}/\sqrt{\text{Hz}}$ |
| Total Harmonic Distortion + Noise | THD+N | G= +1, f = 10Hz to 20kHz, $V_{IN} = \text{TBD}$ $V_{RMS@ 1\text{ kHz}}$ | | |
| BW = 80 kHz | | | TBD | % |
| BW = 500 kHz | | | TBD | % |
| MATCHING SPECIFICATIONS | | | | |
| Initial Offset Voltage | | | TBD TBD | V |
| Maximum Offset Voltage over Temp | | | TBD | V |
| Offset Voltage Temperature Drift | | | TBD | $\mu\text{V}/^\circ\text{C}$ |
| Input Bias Current | | | TBD TBD | pA |
| CROSSTALK (Dual Version Only) | C_S | f = 1 kHz | TBD | dB |
| | | f = 100 kHz | TBD | dB |

ELECTRICAL CHARACTERISTICS $V_{SY} = 5\text{ V}$

$V_{SY} = 5\text{ V}$, $V_{CM} = 0\text{ V}$, $V_{OUT} = V_{SY}/2$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
|-------------------------------|--------------------------|--|-----|-------------|-----------|------------------------------|
| INPUT CHARACTERISTICS | | | | | | |
| Offset Voltage | V_{OS} | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 0.4 | ± 0.8 | mV |
| | | | | | TBD | mV |
| Offset Voltage Match | | | | | ± 1 | mV |
| Offset Voltage Drift | $\Delta V_{OS}/\Delta T$ | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 2 | 10 | $\mu\text{V}/^\circ\text{C}$ |
| Input Bias Current | I_B | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 2 | ± 10 | pA |
| | | | | | ± 10 | pA |
| Input Offset Current | I_{OS} | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | | ± 10 | pA |
| | | | | | ± 10 | pA |
| Input Voltage Range | IVR | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | | $V^+ - 1$ | V |
| | | | | $V^- - 0.2$ | | V |
| Common-Mode Rejection Ratio | CMRR | $V_{CM} = V^-$ to $V^+ - 3\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 70 | 87 | | dB |
| | | | TBD | | | dB |
| Large Signal Voltage Gain | A_{VO} | $R_L = 10\text{ k}\Omega$ to V^- , $V_{OUT} = 0.2\text{ V}$ to $+4.6\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 110 | 115 | | dB |
| | | | TBD | | | dB |
| Input Capacitance | C_{INDM} C_{INCM} | Differential mode Common mode | | 0.4 | | pF |
| | | | | 3.6 | | pF |
| Input Resistance | R_{DIFF} R_{CM} | Differential mode Common mode | | TBD | | $\text{M}\Omega$ |
| | | | | TBD | | $\text{M}\Omega$ |
| OUTPUT CHARACTERISTICS | | | | | | |
| Output Voltage High | V_{OH} | $I_{SOURCE} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 50 | 30 | | mV |
| | | | TBD | | | mV |
| Output Voltage Low | V_{OL} | $I_{SOURCE} = 15\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 700 | 500 | | mV |
| | | | TBD | | | mV |
| Output Current | I_{OUT} | $I_{SINK} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 45 | 65 | mV |
| | | | | | TBD | mV |
| Short-Circuit Current | I_{SC} | $I_{SINK} = 15\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 310 | 450 | mV |
| | | | | | TBD | mV |
| Closed-Loop Output Impedance | Z_{OUT} | $f = 1\text{ kHz}$, $A_V = +1$ $A_V = +10$ $A_V = +100$ | | TBD | | $\text{m}\Omega$ |
| | | | | TBD | | Ω |
| | | | | TBD | | Ω |
| POWER SUPPLY | | | | | | |
| Power Supply Rejection Ratio | PSRR | $V_S = 4\text{ V}$ to 15 V $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | 80 | 95 | | dB |
| | | | TBD | | | dB |
| Supply Current per Amplifier | I_{SY} | $-40^\circ\text{C} < T_A < +125^\circ\text{C}$ | | 600 | 650 | μA |
| | | | | | TBD | μA |
| DYNAMIC PERFORMANCE | | | | | | |
| Slew Rate | SR | $V_O = 0.5\text{ V}$ to 3.5 V , $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $A_V = +1$ | | 20 | | $\text{V}/\mu\text{s}$ |
| Gain Bandwidth Product | GBP | $A_V = +100$ | | | | MHz |
| Unity Gain Crossover | UGC | $A_V = +1$ | | 7.5 | | MHz |
| -3dB Bandwidth | -3dB | $A_V = +1$ | | | | MHz |
| Phase Margin | Φ_M | | | TBD | | Degrees |
| Settling Time to 0.1% | t_s | $V_{IN} = 4\text{ V}$ step, $R_L = 2\text{ k}\Omega$, $C_L = 15\text{ pF}$, $A_V = -1$ | | TBD | | μs |

| | | | | |
|---|-----------|--|------------|------------------------------|
| Settling Time to 0.01% | t_s | $V_{IN} = 4\text{ V step, } R_L = 2\text{ k}\Omega, C_L = 15\text{ pF, } A_V = -1$ | TBD | μs |
| EMI Rejection f=1000MHz f=2400MHz | EMIRR | | TBD TBD | dB dB |
| NOISE PERFORMANCE | | | | |
| Voltage Noise | e_N p-p | 0.1 Hz to 10 Hz | 1 | $\mu\text{V p-p}$ |
| Voltage Noise Density | e_N | f = 10 Hz | TBD | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | f = 100 Hz | TBD | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | f = 1 kHz | 12 | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | f = 10 kHz | 12 | $\text{nV}/\sqrt{\text{Hz}}$ |
| Current Noise Density | i_N | f = 1 kHz | TBD | $\text{pA}/\sqrt{\text{Hz}}$ |
| Total Harmonic Distortion + Noise | THD+N | G= +1, f = 10Hz to 20kHz, $V_{IN} = \text{TBD}$ $V_{RMS} @ 1\text{ kHz}$ | | |
| BW = 80 kHz | | | TBD | % |
| BW = 500 kHz | | | TBD | % |
| MATCHING SPECIFICATIONS | | | | |
| Initial Offset Voltage | | | TBD TBD | V |
| Maximum Offset Voltage over Temp | | | TBD | V |
| Offset Voltage Temperature Drift | | | TBD | $\mu\text{V}/^\circ\text{C}$ |
| Input Bias Current | | | TBD TBD | pA |
| CROSSTALK (Dual Version Only) | C_S | f = 1 kHz | TBD | dB |
| | | f = 100 kHz | TBD | dB |

ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
|--------------------------------------|---------------------------|
| Supply Voltage | 36 V |
| Input Voltage | (V-) -0.3 V to (V+) +0.2V |
| Differential Input Voltage | TBD V |
| Storage Temperature Range | |
| R, RM, RJ, and RU Packages | -65°C to +150°C |
| Operating Temperature Range | -40°C to +125°C |
| Junction Temperature Range | |
| R, RM, RJ, and RU Packages | -65°C to +150°C |
| Lead Temperature, Soldering (10 sec) | 300 °C |
| ESD Rating (HBM) | TBD |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. Close attention to PCB thermal design is required.

Table 5. Thermal Resistance¹

| Package Type | θ_{JA} | Unit |
|---------------------|---------------|------|
| 8-lead SOIC | | |
| 1 layer JEDEC Board | 196 | °C/W |
| 2 layer JEDEC Board | 111 | °C/W |
| 8-lead MSOP | | |
| 1 layer JEDEC Board | TBD | °C/W |
| 2 layer JEDEC Board | TBD | °C/W |

¹ Thermal impedance simulated values are based on JEDEC thermal test board. See JEDEC JESD51.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.